

# Elevated-Metal–Metal-Oxide Thin-Film Transistor: Technology and Characteristics

Lei Lu, Jiapeng Li, Zhuoqun Feng, Hoi Sing Kwok, *Fellow, IEEE*, and Man Wong, *Senior Member, IEEE*

**Abstract**—A new device architecture, dubbed elevated-metal–metal-oxide (EMMO) thin-film transistor (TFT), is presently proposed. During a heat-treatment process in oxygen, conductive source and drain regions spontaneously populated by donor defects are formed, while the defects in the channel region are simultaneously passivated. Compared with that of the conventional back-channel-etched TFT, this architecture inherently accommodates an etch-stop/passivation layer without increasing the mask count. EMMO TFT demonstrated using indium-gallium–zinc oxide as an active layer exhibited good performance metrics: a peak field-effect mobility of  $\sim 14 \text{ cm}^2/\text{Vs}$ , a steepest pseudo-subthreshold slope of  $\sim 120 \text{ mV/decade}$ , a leakage current lower than  $\sim 10^{-14} \text{ A}$ , an on/off-current ratio above  $\sim 10^{10}$ , and stability against environmental and electrical stress.

**Index Terms**—Indium-gallium-zinc oxide (IGZO), thin-film transistor, elevated metal, back-channel etched, mask-count.

## I. INTRODUCTION

**D**UE to their superior attributes, such as transparency, low off-current ( $I_{\text{off}}$ ) and reasonably high field-effect mobility ( $\mu_{\text{FE}}$ ), metal-oxide (MO) thin-film transistors (TFTs) are being deployed to replace their silicon counterparts in the backplanes of a new generation of flat-panel displays [1]. Among a range of material candidates, zinc oxide (ZnO) and its variant, indium-gallium-zinc oxide (IGZO) have hitherto been the most commonly studied.

It is generally known that the exposed top-side of the channel of a conventional back-channel-etched (BCE), bottom-gate TFT (Fig. 1a) is damaged [1] during the etching of the source/drain (S/D) electrodes, thus leading to degraded device characteristics. Such damage could be avoided with the incorporation of an etch-stop (ES) layer (Fig. 1b), typically at the expense of an extra patterning step (hence higher manufacturing cost) [2]. It is also possible to avoid the patterning of the ES layer by raising the S/D electrodes to above the passivation layer [3], but this requires an extension of the gate electrode (hence lengthening of the effective channel length) to underlap the S/D contacts. This leads to a larger device foot-print, thus reduced aperture ratio.

Manuscript received March 19, 2016; revised April 3, 2016; accepted April 5, 2016. Date of publication April 11, 2016; date of current version May 20, 2016. This work was supported in part by the Partner State Key Laboratory on Advanced Displays and Optoelectronics Technologies under Grant ITC-PSKL12EG02 and in part by the Innovation and Technology Fund under Grant GHP/022/12SZ-2. The review of this letter was arranged by Editor D. Akinwande.

The authors are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong (e-mail: eemwong@ece.ust.hk).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2016.2552638




Fig. 1. The schematic cross-sections of (a) a BCE, (b) an ES and (c) an EMMO TFT.

An elevated-metal metal-oxide (EMMO) TFT architecture (Fig. 1b) that retains the simple architecture and the similar foot-print of a BCE TFT is presently proposed. The intrinsic channel region of an EMMO TFT is protected (as in the case of a TFT with an ES layer) during the etching of the elevated electrodes. However, simply elevating the metal electrodes in a BCE structure without lengthening the gate electrode to underlap the contact holes would render inaccessible the field-induced channel. This deficiency is overcome by the incorporation of annealing-induced [4] S/D regions (Fig. 1c).

EMMO TFT constructed using IGZO as an active layer exhibited good performance metrics: a peak  $\mu_{\text{FE}}$  of  $\sim 14 \text{ cm}^2/\text{Vs}$ ; a pseudo-subthreshold slope ( $SS$ ) of  $\sim 120 \text{ mV/decade}$ ; an  $I_{\text{off}}$  lower than  $\sim 10^{-14} \text{ A}$ ; an on/off current ratio above  $\sim 10^{10}$ ; and robust reliability against environmental and electrical stress.

## II. EXPERIMENTAL

With an oxidized silicon wafer as the starting substrate, the construction of an EMMO TFT started with the patterning of sputtered indium-tin oxide as the bottom gate electrode. A gate dielectric of 100 nm silicon oxide ( $\text{SiO}_x$ ) was next deposited at  $420 \text{ }^\circ\text{C}$  in a low pressure chemical vapor deposition reactor using silane and oxygen ( $\text{O}_2$ ) as the source gases. In a radio-frequency magnetron sputtering machine with an atmosphere of 10%  $\text{O}_2$  and 90% argon at a total pressure of 3 mTorr and a target composition of  $\text{In}_2\text{O}_3:\text{Ga}_2\text{O}_3:\text{ZnO} = 1:1:1$ , an IGZO active layer was deposited at room-temperature. The active island, patterned using a dilute aqueous hydrofluoric acid solution, was then covered with a passivation layer of 300 nm  $\text{SiO}_x$  deposited using the same process as that for the gate dielectric. The contact holes were next opened in an inductively coupled plasma etcher running a sulfur




Fig. 2. The transfer characteristics of an EMMO TFT with channel length/width of  $42 \mu\text{m}/100 \mu\text{m}$ . Solid and hollow symbols denote, respectively, forward and reverse  $V_g$  sweeps.

hexafluoride chemistry. Finally, with the IGZO intrinsic channel region protected by the  $\text{SiO}_x$  passivation (thus equivalent to an inherent ES) layer, a sputtered molybdenum/aluminum (Mo/Al) bilayer was patterned to form the S/D electrodes with a  $4 \mu\text{m}$  overlap with the gate electrode.

As shown in the Inset of Figure 2, when IGZO covered with gas-permeable  $\text{SiO}_x$  was annealed in an atmosphere cyclically switched between nitrogen ( $\text{N}_2$ ) and  $\text{O}_2$ , a corresponding change in its resistivity ( $\rho$ ) from low to high was observed. When a gas-impermeable layer of Al was placed on top of the  $\text{SiO}_x$ , the  $\rho$  stayed low regardless of the annealing atmosphere. Similar behavior has been comprehensively reported [4], [5] with silicon nitride as an impermeable cover.

An EMMO TFT is realized by combining gas-impermeable electrodes with a heat-treatment in  $\text{O}_2$ . Shielded from the oxidizing atmosphere, the active areas covered under the electrodes were converted to annealing-induced conductive S/D regions [4] to access the field-induced channel of the TFT. Exposed to the oxidizing atmosphere through the permeable  $\text{SiO}_x$  layer, the active channel area not covered by the electrodes remained intrinsic – due to the passivation and suppressed generation [4], [5] of donor-defects.

A series of drain current ( $I_d$ ) vs. gate voltage ( $V_g$ ) transfer characteristics at different drain voltage ( $V_d$ ) of an EMMO TFT heat-treated at  $400^\circ\text{C}$  in  $\text{O}_2$  for 2 hours were measured using an Agilent 4155C Semiconductor Parameter Analyzer and shown in Figure 2.

A low  $I_{\text{off}}$  was obtained, below the  $\sim 10^{-14}$  A detection limit of the Analyzer. For conventionally processed IGZO TFTs, both the  $I_{\text{off}}$  and the hysteresis could be degraded by the incorporation during the fabrication process of unintentional external impurities such as hydrogen [6] or the generation of defects such as oxygen vacancies ( $V_{\text{O}}$ ) [7]. Such process could include the back-channel etch when patterning the metal electrodes [8]; the plasma bombardment when depositing the ES and passivation layers [9] and other improperly designed thermal processes [5], [10]. On the contrary, the oxidizing annealing of the EMMO TFT performed towards the end of its fabrication process – in fact after the formation of the




Fig. 3. The output characteristics at various  $V_g$  for an EMMO TFT. Shown in the Inset are the output characteristics at low  $V_d$ .

metal electrodes – prevented the formation of donor-defects (thus ensuring a highly intrinsic  $\rho$  in the active channel region of the TFT, hence a low  $I_{\text{off}}$  [10]).

Hysteresis was clearly negligible in the transfer characteristics. This resulted from not only the good quality of the channel region, but also the elimination [11] of residual hydrogen [6], [10], [12]. From the transfer characteristic measured at a  $V_d$  of 10V, a steepest  $SS$  of  $\sim 120$  mV/decade, a saturation threshold voltage of  $\sim 0.4$  V extracted from the dependence of  $I_d^{0.5}$  on  $V_g$  and a peak  $\mu_{\text{FE}}$  of  $\sim 14$   $\text{cm}^2/\text{Vs}$  extracted from the maximum  $\partial I_d^{0.5}/\partial V_g$  are obtained. The low  $I_{\text{off}}$ , combined with the reasonably high  $\mu_{\text{FE}}$ , leads to a high on-off current ratio of better than  $\sim 10^{10}$ .

$I_d$  vs.  $V_d$  output characteristics (Fig. 3) were also measured at various  $V_g$ . The nice linear dependence of  $I_d$  on  $V_d$  shown in the Inset is a reflection of the good ohmic contact between the highly conductive annealing-induced S/D regions and the Mo/Al metal electrodes.

In addition to the good device characteristics, reliability against environmental and electrical stress has also been studied. Various approaches for reliability enhancement have been proposed: by improving the passivation layer [9], adjusting the composition and oxygen content of the MO [13], modifying the TFT architecture [14], and designing proper process technologies [15], [16]. Shown in Figure 4 is a demonstration of the effectiveness of the 300 nm  $\text{SiO}_x$  passivation layer against environmental stress. The measured transfer characteristics hardly changed after storage in 90% humidity at  $80^\circ\text{C}$  for 10 hours. The reliability of EMMO TFT against positive/negative bias stress (PBS/NBS) was also investigated, with grounded S/D and respective  $V_g$  of  $+20$  and  $-20$  V. The transfer characteristics hardly changed throughout the 30,000 second stress, as is evident from their time evolution in Insets (a) and (b) of Figure 4.

The PBS/NBS-induced degradation in an MO TFT is commonly ascribed to defects in the MO, such as  $V_{\text{O}}$  [15], [16]. Suppressing the population of  $V_{\text{O}}$  is thus an effective method of enhancing the reliability of a TFT [15]–[17]. One approach is heat-treatment in an oxidizing atmosphere, such as water vapor [15] and air [16]. Consistent with the annealing in an oxidizing atmosphere used in the realization of an EMMO




Fig. 4. Comparison of the transfer characteristics of EMMO TFT before and after environmental stress in 90% humidity at 80 °C for 10 hours. Shown in the Insets are the time evolutions of the transfer characteristics of EMMO TFT under (a) PBS and (b) NBS.

TFT, it is not surprising that good reliability against both environmental and electrical stress is obtained.

### III. CONCLUSION

A new bottom-gate metal-oxide transistor architecture, dubbed EMMO TFT, is proposed and demonstrated. The multi-fold superiority of this device structure includes: provision of a spontaneous ES layer without an additional masking step; the ES layer also functioning as a passivation layer against environmental exposure; an oxidation-last annealing heat-treatment ensuring good quality of the intrinsic channel region – thus leading to good device characteristics and reliability.

### ACKNOWLEDGMENT

We would like to thank the staff of the Nanoelectronics Fabrication Facility (NFF) of the Hong Kong University of Science and Technology for their assistance in device fabrication.

### REFERENCES

- [1] E. Fortunato, P. Barquinha, and R. Martins, "Oxide semiconductor thin-film transistors: A review of recent advances," *Adv. Mater.*, vol. 24, no. 22, pp. 2945–2986, Jun. 2012, doi: 10.1002/adma.201103228.
- [2] S. Yamazaki, T. Hirohashi, M. Takahashi, S. Adachi, M. Tsubuku, J. Kozuka, K. Okazaki, Y. Kanzaki, H. Matsukizono, S. Kaneko, S. Mori, and T. Matsuo, "Back-channel-etched thin-film transistor using *c*-axis-aligned crystal In–Ga–Zn oxide," *J. Soc. Inf. Display*, vol. 22, no. 1, pp. 55–67, Jan. 2014, doi: 10.1002/jsid.211.

- [3] T. Hirao, M. Furuta, T. Hiramatsu, T. Matsuda, C. Li, H. Furuta, H. Hokari, M. Yoshida, H. Ishii, and M. Kakegawa, "Bottom-gate zinc oxide thin-film transistors (ZnO TFTs) for AM-LCDs," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 3136–3142, Nov. 2008, doi: 10.1109/TED.2008.2003330.
- [4] L. Lu and M. Wong, "A bottom-gate indium–gallium–zinc oxide thin-film transistor with an inherent etch-stop and annealing-induced source and drain regions," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 574–579, Feb. 2015, doi: 10.1109/TED.2014.2375194.
- [5] L. Lu and M. Wong, "The resistivity of zinc oxide under different annealing configurations and its impact on the leakage characteristics of zinc oxide thin-film transistors," *IEEE Trans. Electron Devices*, vol. 61, no. 4, pp. 1077–1084, Apr. 2014, doi: 10.1109/TED.2014.2302431.
- [6] T. Toda, D. Wang, J. Jiang, M. P. Hung, and M. Furuta, "Quantitative analysis of the effect of hydrogen diffusion from silicon oxide etch-stopper layer into amorphous In–Ga–Zn–O on thin-film transistor," *IEEE Trans. Electron Devices*, vol. 61, no. 11, pp. 3762–3767, Nov. 2014, doi: 10.1109/TED.2014.2359739.
- [7] T. Kamiya, K. Nomura, and H. Hosono, "Origins of high mobility and low operation voltage of amorphous oxide TFTs: Electronic structure, electron transport, defects and doping," *J. Display Technol.*, vol. 5, no. 12, pp. 468–483, Dec. 2009, doi: 10.1109/JDT.2009.2034559.
- [8] S. H. Ryu, Y. C. Park, M. Mativenga, D. H. Kang, and J. Jang, "Amorphous-InGaZnO<sub>4</sub> thin-film transistors with damage-free back channel wet-etch process," *ECS Solid State Lett.*, vol. 1, no. 2, pp. Q17–Q19, Jul. 2012, doi: 10.1149/2.004202ssl.
- [9] M. D. H. Chowdhury, M. Mativenga, J. G. Um, R. K. Mruthunjaya, G. N. Heiler, T. J. Tredwell, and J. Jang, "Effect of SiO<sub>2</sub> and SiO<sub>2</sub>/SiN<sub>x</sub> passivation on the stability of amorphous indium–gallium zinc-oxide thin-film transistors under high humidity," *IEEE Trans. Electron Devices*, vol. 62, no. 3, pp. 869–874, Mar. 2015, doi: 10.1109/TED.2015.2392763.
- [10] L. Lu, J. Li, and M. Wong, "A comparative study on the effects of annealing on the characteristics of zinc oxide thin-film transistors with gate-stacks of different gas-permeability," *IEEE Electron Device Lett.*, vol. 35, no. 8, pp. 841–843, Aug. 2014, doi: 10.1109/LED.2014.2326960.
- [11] L. Lu, J. Li, and M. Wong, "Thermally induced variation of the turn-ON voltage of an indium–gallium–zinc oxide thin-film transistor," *IEEE Trans. Electron Devices*, vol. 62, no. 11, pp. 3703–3708, Nov. 2015, doi: 10.1109/TED.2015.2478839.
- [12] M. Fakhri, H. Johann, P. Görrn, and T. Riedl, "Water as origin of hysteresis in zinc tin oxide thin-film transistors," *ACS Appl. Mater. Interfaces*, vol. 4, no. 9, pp. 4453–4456, Sep. 2012, doi: 10.1021/am301308y.
- [13] L.-C. Liu, J.-S. Chen, and J.-S. Jeng, "Role of oxygen vacancies on the bias illumination stress stability of solution-processed zinc tin oxide thin film transistors," *Appl. Phys. Lett.*, vol. 105, no. 2, p. 023509, Jul. 2014, doi: 10.1063/1.4890579.
- [14] Y.-C. Chen, T.-C. Chang, H.-W. Li, T.-Y. Hsieh, T.-C. Chen, C.-P. Wu, C.-H. Chou, W.-C. Chung, J.-F. Chang, and Y.-H. Tai, "The suppressed negative bias illumination-induced instability in In–Ga–Zn–O thin film transistors with fringe field structure," *Appl. Phys. Lett.*, vol. 101, no. 22, p. 223502, 2012, doi: 10.1063/1.4767996.
- [15] Y. S. Rim, W. Jeong, B. D. Ahn, and H. J. Kim, "Defect reduction in photon-accelerated negative bias instability of InGaZnO thin-film transistors by high-pressure water vapor annealing," *Appl. Phys. Lett.*, vol. 102, no. 14, p. 143503, 2013, doi: 10.1063/1.4801436.
- [16] X. Li, E. Xin, L. Chen, J. Shi, C. Li, and J. Zhang, "Dependence of annealing on stability of transparent amorphous InGaZnO thin film transistor," *Mater. Sci. Semicond. Process.*, vol. 16, no. 5, pp. 1292–1296, Oct. 2013, doi: 10.1016/j.mssp.2013.02.013.
- [17] T. Bradley, S. Iyer, R. Alston, W. Collis, J. Lewis, G. Cunningham, and E. Forsythe, "The effects of deposition conditions and annealing temperature on the performance of gallium tin zinc oxide thin film transistors," *Proc. SPIE*, vol. 8626, p. 862615, Mar. 2013, doi: 10.1117/12.2013277.